Note:

1. Fabricate per IPC-6012 (latest revision) Class 2, with exceptions:
   - Minimum annular rings - tangency requirement, no break-outs.
2. Inspect per IPC-A-600 (latest revision) Class 2
3. Dimensional and locational tolerances are ±0.005in from Gerber data supplied.
4. Overall finished board thickness: =Total thickness in ±10%
5. Avery Bio Corp. must approve proposed material and stackup prior to fabrication.
6. All via/hole dimensions are finished (after plating) and tolerances are ±0.002in unless otherwise specified.
7. Controlled Impedence Requirements: None or See table, impedence (TDR) coupon testing is required, per IPC-TM-650 (latest revision).
   - Line width or stackup changes to meet controlled impedence require Avery Bio Corp. approval before fabrication.
8. Soldermask, per IPC-SM-840 (latest revision): LPIOBC both sides, GREEN.
   - Soldermask webs of 0.0035 or greater must be maintained.
   - Soldermask registration shall be <0.002 from supplied gerber data.
9. SilkScreen: none or both sides, white. No silkscreen to be present on any solderable component pad.
10. Electrical testing is required per IPC-ET-652 (latest revision).
11. Removal of non-functional pads on inner layers is not allowed.
12. Internal thieving is not permitted except in perimeter rail area outside subpanel outlines (0.075in min).
13. Markings on individual boards/subpanels (including test stamp) is not allowed.
14. Serialization is required: In array area or bag and tag when shipped individually.
15. Via cross section samples, per TPC-TM-650 (latest revision), are required for each type of via in the drill table, including analysis report per IPC-6012 (latest revision).
16. Certificate of Compliance is required with lot delivery.
17. Any deviation from supplied generated Gerbers other than stated must be approved by Avery Bio Corp. prior to fabrication.
18. Packaging: All PCBs shall be delivered in Moisture Barrier Bags and include appropiate desiccant material and a Humidity Indicator Card per IPC-1601 (latest revision).
19. Solder sample array is required, may be non-functional, and shall be marked and packaged seperately from the other boards.

Layer Stack Legend



| Material | Layer | Thickness | Dielectric Material | Type | Gerber |
|---|---|---|---|---|---|
| | Top Overlay | | | Legend | GTO |
| Surface Material | Top Solder | 0.400mil | Solder Resist | Solder Mask | GTS |
| **Copper** | **Top Layer** | **0.689mil** | | **Signal** | **GTL** |
| *Prepreg* | | *4.055mil* | *PP-006* | *Dielectric* | |
| **CF-004** | **GND 1** | **1.378mil** | | **Signal** | **G1** |
| *Core* | | *5.118mil* | *PP-006* | *Dielectric* | |
| **CF-004** | **Layer 1** | **1.378mil** | | **Signal** | **G2** |
| *Prepreg* | | *7.717mil* | *PP-006* | *Dielectric* | |
| **CF-004** | **GND 4** | **1.378mil** | | **Signal** | **G3** |
| *Core* | | *5.118mil* | *PP-006* | *Dielectric* | |
| **CF-004** | **Layer 2** | **1.378mil** | | **Signal** | **G4** |
| | | *7.717mil* | *FR-4* | *Dielectric* | |
| **CF-004** | **Layer 3** | **1.378mil** | | **Signal** | **G5** |
| *Core* | | *5.118mil* | *PP-006* | *Dielectric* | |
| **CF-004** | **GND 7** | **1.378mil** | | **Signal** | **G6** |
| *Prepreg* | | *7.717mil* | *PP-006* | *Dielectric* | |
| **CF-004** | **Layer 4** | **1.378mil** | | **Signal** | **G7** |
| *Core* | | *5.118mil* | *PP-006* | *Dielectric* | |
| **CF-004** | **GND 9** | **1.378mil** | | **Signal** | **G8** |
| *Prepreg* | | *4.055mil* | *PP-006* | *Dielectric* | |
| **Copper** | **Bottom Layer** | **0.689mil** | | **Signal** | **GBL** |
| Surface Material | Bottom Solder | 0.400mil | Solder Resist | Solder Mask | GBS |
| | Bottom Overlay | | | Legend | GBO |

Total thickness: 64.934mil

avery™

**TITLE**

POGO_Tester_Rev1 - Fabrication Drawing

PCB PART NUMBER

POGO_Tester_Rev1

FILENAME

POGO_Tester_Rev1 - Fabrication

SHEET: 1 OF 2

Drill Table

| Symbol | Count | Hole Size | Plated | Hole Tolerance |
|---|---|---|---|---|
| ▽ | 2400 | 6mil | Plated | |
| ☆ | 1890 | 8mil | Plated | |
| ☒ | 39 | 10mil | Plated | |
| □ | 2 | 199mil | Non-Plated | |
| | 4331 Total | | | |

Top Layer (Scale 1:1)




| PCB PART NUMBER | | |
|---|---|---|
| POGO_Tester_Rev1 | | |
| FILENAME | SHEET: | OF |
| POGO_Tester_Rev1 - Fabrication | 2 | 2 |